Toll Free: 1-888-928-9744
Toll Free: 1-888-928-9744
Published: Apr, 2014 | Pages:
13 | Publisher: Market Intelligence & Consulting Institute
Industry: Semiconductors | Report Format: Electronic (PDF)
In the wake of the declaration made by China's government to make efforts to build an indigenous semiconductor industry in February 2014, SMIC (Semiconductor Manufacturing International Corporation) - China's leading wafer foundry - and JCET (Jiangsu Changjiang Electronics Technology Co.) - the leading packaging service provider in China - announced that they will jointly build an 12" bumping and testing facility, in which SMIC and JCET holds 51% and 49% stake, respectively. This report points out the reasons behind the SMIC-JCET cooperation and provides in-depth analysis of China's rise and the consequences thereof for the global semiconductor industry.
1. Background 2. Bumping a Key for Improved Wafer Yields of Advanced IC Manufacturing Technologies 2.1 SMIC Still Centers on 0.15/0.18nm and Its Advanced Manufacturing Process Share Remains Slim 2.2 TSMC's 40/45nm Wafer Share Topped Over 50% 2.3 Wafer Bumping Technology as an Indicator to Prove Advanced Packaging Capabilities 2.4 IC Manufacturers and Packaging Service Providers to Ramp Up Bumping Capacity 3. Reasons and Factors behind the Cooperation 3.1 Wafer-bumping to Help SMIC Increase Mass Production Speed 3.2 Cooperation to Reduce Risks Associated with Wafer Bumping 4. Conclusion 4.1 SMIC-JCET Cooperation Take Aims at Chinese Government Funding 4.2 The Cooperation Might Make a Stir on Market Landscape of High-end IC Manfuacturing
Table 1 Chinese Indigenous IC Foundries and News Table 2 Chinese Wafer Bumping Patent Applicants and Holders
Speak to the report author to design an exclusive study to serve your research needs.
Your personal and confidential information is safe and secure.
